No edit summary |
m (Completed truth table title) |
||
| (2 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{Infobox component | |||
| bit-width = 1 | |||
| type = 1bit | |||
| prerequisite = OR Gate | |||
}} | |||
{| {{Truthtable}} | |||
|+ OR Gate Truth Table | |||
|- | |||
! Input One !! Input Two !! Output | |||
|- | |||
| {{Off t}}|| {{Off t}}|| {{Off t}} | |||
|- | |||
| {{Off t}}|| {{On t}}|| {{On t}} | |||
|- | |||
| {{On t}}|| {{Off t}}|| {{On t}} | |||
|- | |||
| {{On t}}|| {{On t}}|| {{On t}} | |||
|} | |||
The 1-bit Or gate takes two inputs, and outputs a {{On}} or '''1''' when at least one of the inputs is in a {{On}} or '''1''' state. NOTE: It will still output {{On}} if both inputs are {{On}}. | The 1-bit Or gate takes two inputs, and outputs a {{On}} or '''1''' when at least one of the inputs is in a {{On}} or '''1''' state. NOTE: It will still output {{On}} if both inputs are {{On}}. | ||
Latest revision as of 12:46, 30 August 2024
| File:Component OR.png | |
| Width | 1 |
|---|---|
| Type | 1bit |
| Unlocked by | OR Gate |
| Input One | Input Two | Output |
|---|---|---|
 0 |
0 |
0
|
0 |
 1 |
1
|
1 |
0 |
1
|
1 |
1 |
1
|
The 1-bit Or gate takes two inputs, and outputs a or 1 when at least one of the inputs is in a or 1 state. NOTE: It will still output if both inputs are .