Table of Contents
Table of ContentsThis level has you create the NOR Gate.
Input 1 | Input 2 | Output |
---|---|---|
![]() 0 |
![]() 0 |
![]() 1
|
![]() 0 |
![]() 1 |
![]() 0
|
![]() 1 |
![]() 0 |
![]() 0
|
![]() 1 |
![]() 1 |
![]() 0
|
To solve this level, place one NAND gate and put NOT gates on both of the inputs as well as a NOT gate on the output.